

- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary




BVDSS	RDS(ON)	ID
40V	8.5mΩ	43A

Description

The FKBB4052 is the high cell density trenched N-ch MOSFETs, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications.

The FKBB4052 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

PRPAK3X3 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	40	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current ¹	43	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current ¹	28	A
I_{DM}	Pulsed Drain Current ²	60	A
EAS	Single Pulse Avalanche Energy ³	48	mJ
I_{AS}	Avalanche Current	31	A
$P_D @ T_C = 25^\circ C$	Total Power Dissipation ⁴	27.8	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient (Steady State) ¹	---	60	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	4.5	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	40	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_D=12\text{A}$	---	6.9	8.5	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$, $I_D=10\text{A}$	---	10.5	15	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=250\mu\text{A}$	1.0	1.5	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=32\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{\text{DS}}=32\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
R_g	Gate Resistance	$V_{\text{DS}}=0\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	1.7	---	Ω
Q_g	Total Gate Charge (4.5V)	$V_{\text{DS}}=20\text{V}$, $V_{\text{GS}}=4.5\text{V}$, $I_D=12\text{A}$	---	5.8	---	nC
Q_{gs}	Gate-Source Charge		---	3	---	
Q_{gd}	Gate-Drain Charge		---	1.2	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=15\text{V}$, $V_{\text{GS}}=10\text{V}$, $R_G=3.3\Omega$	---	14.3	---	ns
T_r	Rise Time		---	5.6	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	20	---	
T_f	Fall Time		---	11	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	690	---	pF
C_{oss}	Output Capacitance		---	193	---	
C_{rss}	Reverse Transfer Capacitance		---	38	---	







Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	20	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=1\text{A}$, $T_J=25^\circ\text{C}$	---	---	1	V






Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=25\text{V}$, $V_{\text{GS}}=10\text{V}$, $L=0.1\text{mH}$, $I_{\text{AS}}=31\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics


Fig.1 Typical Output Characteristics

Fig.3 Source Drain Forward Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J

Fig.2 On-Resistance vs. G-S Voltage

Fig.4 Gate-Charge Characteristics

Fig.6 Normalized $R_{DS(on)}$ vs. T_J

Data and specifications subject to change without notice.
www.fetek.com.tw Ver : A


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Waveform